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Abstract—Current drivers are fundamental circuits in
bioimpedance measurements including electrical impedance
tomography (EIT). In the case of EIT, the current driver is
required to have a large output impedance to guarantee high
current accuracy over a wide range of load impedance values.
This paper presents an integrated current driver which meets
these requirements and is capable of delivering large sinusoidal
currents to the load. The current driver employs a differential
architecture and negative feedback, the latter allowing the output
current to be accurately set by the ratio of the input voltage to a
resistor value. The circuit was fabricated in a 0.6- m high-voltage
CMOS process technology and its core occupies a silicon area of
0.64 mm .I to p e r a t e sf r o ma V power supply and can deliver
output currents up to 5 mA p-p. The accuracy of the maximum
output current is within 0.41% up to 500 kHz, reducing to 0.47%
at 1 MHz with a total harmonic distortion of 0.69%. The output
impedance is 665 k at 100 kHz and 372 k at 500 kHz.
Index Terms—Accurate transconductance, bioimpedance,
CMOS circuits, current driver, electrical impedance tomography
(EIT), high power design.
I. INTRODUCTION
E
LECTRICAL IMPEDANCE TOMOGRAPHY (EIT) of-
fers particular promise in the assessment of neonatal lung
function because it is as a non-invasive imaging method re-
quiring no collaboration from the infant [1]–[4]. Sinusoidal cur-
rents (or voltages [5]) are applied to the surface of the body
tissue via electrode pairs and the resulting surface potentials are
recorded at several locations of the electrode array in order to
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obtain a set of bioimpedance measurements [6]. Specialized re-
construction algorithms are then employed to produce a tomo-
graphic image [7]. The high air content of the lung can provide
high contrast images as the impedance of the air is much higher
than that of the surrounding tissue. Absolute lung resistivity can
be associated with structural characteristics and tissue compo-
sition which can be useful in the identiﬁcation of certain health
conditions in neonatal lungs [4].
Current drivers are key devices in EIT systems. For accurate
current delivery to the tissue load a current driver should have
high output impedance over the total bandwidth of operation.
In the case of neonatal lung function monitoring the frequency
range is typically 4 kHz to 813 kHz [4] and an output cur-
rent accuracy of better than 0.5% is desirable. In practice
the impedance of the load (electrode-tissue interface) can vary
greatly in magnitude. A study of the electrode-tissue impedance
characteristic was presented in [8], in which six different types
of Ag/AgCl electrodes were evaluated over the frequency
range between 10 Hz and 1 MHz. For frequencies below 1
kHz the electrode-tissue impedance was higher than 10 k ,
reaching values up to 300 k at 10 Hz, and reduced to approx-
imately 1.7 k at 10 kHz, 800 at 50 kHz, 559 at 100 kHz,
and 494 at 1 MHz. In another study [9], electrode-tissue
impedance characteristics were reported to be around 220 at
1 0 0k H zr e d u c i n gt o1 2 0 at 1 MHz. Exact estimation of the
load impedance is a difﬁcult task, thus when dealing with the
design of bioimpedance instrumentation a range of load values
need to be considered.
The majority of current drivers reported in the literature
for EIT and bioimpedance applications are based on discrete
electronic designs mostly employing the modiﬁed Howland
topology [10]. A balanced Howland topology uses a pair of
opamps and resistive networks in positive and negative feed-
back paths. The performance of the Howland topology depends
on the speciﬁcation of the opamps used and the degree of
matching of the resistors. The design in [11] used resistors of
0.01% tolerance in order to achieve a high output impedance
(1.7 M at 50 kHz). The Howland topology in [12] achieved
a measured output impedance of about 750 k at 10 kHz,
r e d u c i n gt o3 3 0k at 300 kHz, and eventually to 70 k at
1 MHz. The maximum output current was limited to 1 mA p-p
with an accuracy of about 2% over the total bandwidth. The
need for extremely high resistor precision makes the Howland
topology unsuitable for integrated circuit design.
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Other discrete component current driver designs include a
topology based on supply current sensing [13] with a measured
output impedance of 2.6 M at 100 kHz, reducing to 160 k at
5 0 0k H z .T h ec u r r e n td r i v e ri n[ 1 4 ]u s e da no p a m pi ni n v e r t i n g
conﬁguration with the load present in the negative feed-
back path. Particular attention was again given to the output
impedance characteristic of the circuit and its dependency
upon the circuit’s components. It achieved a measured output
impedance of about 350 k at 50 kHz, reducing to 120 k
at 1 MHz. The EIT system in [15] used a current conveyor
based current driver, with a measured output impedance of
1.5 M at 10 kHz, reducing to less than 30 k at 500 kHz. A
dc suppression feedback loop was utilized to keep the dc output
voltage levels to zero. The instrumentation ampliﬁer (IA)
based current driver in [16] used digitally-controlled negative
capacitance circuits to regulate the circuit’s output capacitance
and resistance and thus trim the overall output impedance at
a speciﬁc operating frequency. After trimming the measured
output impedance was above 64 M at 30 kHz but temperature
variations caused it to drift to a lower value of about 25 M .
A handful of custom integrated current drivers were pre-
sented [17]–[21]. The design in [17] used a modiﬁcation of the
supply current sensing scheme [13] with bipolar technology.
Simulated results indicated that the circuit’s output impedance
is 2.5 M at 1 MHz but no measurements were reported. A
current driver in 0.18- m CMOS technology was described in
[18] using four current sources implemented in an H-bridge
conﬁguration. The circuit used common-mode feedback
(CMFB) to control the dc voltage levels at the output nodes. It
achieved high output impedance in simulation (10.2 M at 1
MHz) but no measurements were reported. The current driver
in [19] also used a standard 0.18- m CMOS technology. It was
designed to operate at 90 kHz and used two fully differential
ampliﬁers to generate the input sinusoidal voltage signal, cas-
caded by a voltage controlled current source implemented by
two transistors and a resistor. Its maximum output current was
limited to 350 A p-p with an accuracy of 1% at 90 kHz. The
integrated current driver presented in [21] used an open loop
operational transconductance ampliﬁer (OTA) with an active
inductive load. It achieved an output impedance in excess of
500 k at 500 kHz but its maximum output current was limited
to 500 Ap - p .
We are working on the development of a parallel current
drive EIT system with “active” electrodes, primarily for
neonatal lung function imaging [1], [7]. The encapsulation
of the current driver (and impedance measurement circuitry)
within the electrode shell removes lead capacitance problems
and therefore enables fast, accurate impedance measurements
at relatively high frequencies [22], [23]. A wearable active
vest which contains a collection of active electrodes is being
developed [24]. Our application requires current drivers with
accurate transconductance and capable of generating currents
up to 5 mA p-p with good accuracy % over a wide
frequency range ( kHz). Using custom integrated circuit
techniques allows for system miniaturization and potentially
better performance than discrete implementations [21]. In [25]
we presented the preliminary design of a high power CMOS
current driver employing negative feedback (see Fig. 1). The
Fig. 1. Proposed current driver topology (electrodes and are connected
to the output chip pads of the current driver while electrodes and connect
toadifferentialampliﬁerforvoltagemeasurementwhichisnotpartofthechip).
negative feedback allows the transconductance of the current
driver to be accurately set through the value of a sense resistor,
and also regulates the current through the load thus enhancing
the overall output impedance. This paper is an expansion
of [25] and presents the complete design and test results of
the fabricated current driver chip implemented in a 0.6- m
high-voltage (HV) CMOS process technology.
This paper is organized as follows. Section II outlines the ar-
chitecture and operation of the current driver. Section III de-
scribes the circuit design of the system blocks. Section IV ex-
aminesthefrequencyresponseandcompensationusingasmall-
signal equivalent model of the current driver circuit. Section V
presents measuredresultsfrom the fabricatedchipsamples.The
concluding remarks of Section VI complete the paper.
II. CURRENT DRIVER ARCHITECTURE
Fig. 1 shows the system block diagram of the current driver
topology in which two identical differential feedback cur-
rent drivers operate in balanced mode to minimize common
mode voltage errors across the load . Each current
driver consists of a preampliﬁer stage followed by a
transconductance stage . The current through the
load is sensed via two integrated resistors and each
resultingvoltageisfedbacktothenegativeinputterminalofthe
respective preampliﬁer thus establishing a negative feedback
path. Two voltage buffers present in the feedback
loop measure the voltages across the sense resistors and also
isolate the load from the input signal. The output current is
generated via a differential input voltage through which both
current drivers receive 180 phase shifted signals
thus each one is either sourcing or sinking current relative to
the other. Assuming a resistive load the low frequency
transconductance of a single current driver is given by
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Fig. 2. (a) Transistor level schematic of the preampliﬁer. (b) Transistor level schematic of the transconductance stage.
where is the load current, is the voltage gain of the pream-
pliﬁer, is small-signal gain of the transconductance stage,
is the small-signal output resistance of the transconductance
stage, and is the sense resistor. If and
then . Hence, if the above con-
ditions are met, can be set according to the value of the
sense resistor and thus be independent of the circuit’s internal
parameters. The total transconductance of the topology in Fig. 1
is twice the transconductance of a single current driver. The
single current driver’s output resistance is given by
(2)
The use of negative feedback therefore enhances the circuit’s
output resistance. The total output resistance is halved because
there are two current drivers connected in parallel.
III. CIRCUIT DESIGN
A. Preampliﬁer
The preampliﬁer provides an enhancement to .
Fig. 2(a) shows the schematic diagram of the preampliﬁer in
which a fully differential cascode topology is used. A cascode
current mirror formed by transistors provides the
input bias tail current to the input differential pair formed by
and (both 188 m/2 m). Transistors provide
active loading to the input differential pair thus enhancing the
circuit’s output resistance and differential gain. Bias voltages
are applied to the cascode pairs to ensure they are oper-
ating in the saturation region. All transistors are operating in the
saturation region except for and (both 188 m/2 m)
which operate in the triode region. Their purpose is to provide
a CMFB path to stabilize the dc voltage level at the output [26].
Any drifting of the output dc level is compensated by a change
in the voltage across these two triode transistors which effec-
tively act as resistors. The value of the resistance is a function
of the transistor’s geometry and gate-source voltage. A small
change in the output dc voltage level is sensed at the gate of
and whose resistance value changes, thus changing
the voltage drop across them as the quiescent current ﬂowing
is constant. This change in the voltage drop across them is in
a direction so as to oppose the change in the output dc voltage
level thus establishing a negative feedback loop. However, the
proposed CMFB approach has a certain limitation in which
the loop gain is small due to the fact that transistors and
operate in the triode region and hence, their small-signal
transconductance is low. Differential signals do not affect the
operation of this loop due to the common mode summation
connection between them (drain of transistors and ).
Transistor dimensions were calculated for minimum overdrive
voltage required by the devices for a quiescent current of
500 A. The preampliﬁer’s nominal open loop differential gain
and dB bandwidth are 816 V/V and 2.76 MHz, respectively.
B. Transconductance Stage
Fig. 2(b) shows the schematic diagram of the transconduc-
tance stage. The architecture is based on a pseudo-differential
balanced scheme. Transistors and (both 50 m/2 m)
biased by current sources and form the input differ-
ential pair whose linearity characteristic is enhanced by the de-
generation pair formed by and (both 30 m/2 m).
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Fig. 3. (a) Unity gain voltage buffer using a differential difference ampliﬁer. (b) Transistor level schematic of the voltage buffer.
and provide an increased output
resistance and a reduced overdrive voltage compared to their
regular cascode counterpart. Transistors and (both
163 m/2 m) operate in the triode region and serve the same
purpose as transistors and described in the pream-
pliﬁer circuit. The current (single-ended) at the output node
is the difference between the current supplied by the PMOS
and NMOS current sources. It can be approximated by
where (= 5 here) is the current mirror
gainfactorbetween and (or and )as
s h o w ni nF i g .2 ( b ) ,a n d is transconductance of the source
degeneratedinputstage .Thedcbiascur-
rent is 500 A and the circuit achieves a maximum
output current of 5 mA p-p.
The output voltage compliance of the transconductance cir-
cuit in Fig. 2(b) determines the maximum load that the cur-
rent driver can handle with the maximum output current am-
plitude of 2.5 mA. However, the allowable injected current am-
plitude must comply with international safety standards [27].
For frequencies less than 1 kHz where the load magnitude is of
the order of1 0k , the maximum allowable current is around
100 A, which translates to an output voltage compliance of
about 2 V. Current amplitudes of 2.5 mA are allowed at fre-
quencies above 25 kHz where the load magnitude is reduced
to approximately 1 k , therefore requiring an output voltage
compliance of 5 V. The current driver’s output voltage com-
pliance is determined by the effective compliance of the
transconductance stage [Fig. 2(b)]. It is given by
(3)
where and are respectively the positive and negative
supplyvoltages, istheoverdrivevoltageoftransistor ,
and is the voltage across .
Transistor dimensions were adjusted in order to maximize
output voltage compliance. The output voltage compliance is
approximately 15 V (some nonlinearities exist near the limits as
transistors enter the triode region). This voltage compliance can
accommodate a wide range of load impedances, hence making
the current driver suitable for a variety of EIT applications.
The transconductance stage was designed for a nominal gain
of 5.6 mA/V and a dB bandwidth at approximately 13 MHz
when the outputs are short-circuited.
C. Voltage Buffer
The purpose of the voltage buffer is to monitor the injected
current to the electrode-tissue load by measuring the ﬂoating
voltage across the sense resistor . The measured voltage
is fed back to the negative input terminal of the preampliﬁer
thus forming a negative feedback loop. As shown in Fig. 1 the
voltage buffer is a differential to single ended architecture and
the most common topologies are IAs [28], [29]. However, the
gain of an IA is typically the ratio of two resistors which have to
be tightly matched (for unity gain). To avoid the use of tightly
matched resistors the design used a differential difference am-
pliﬁer (DDA) [30] conﬁgured as a differential to single ended
unity gain voltage buffer [see Fig. 3(a)]. The DDA features two
transconductance elements f o l l o w e db ya na m p l i -
ﬁcation stage . Input to the structure is via the input termi-
nals of the top transconductor. The output terminal is fed back
to the positive terminal of the bottom transconductor while the
negative terminal is held at a constant reference level
whichissetto0V.Thenegativefeedbackconﬁgurationfollows
the voltage difference between terminals and ,w h i c h
are connected across the sense resistor terminals as shown in
Fig. 1. The schematic diagram of the voltage buffer is shown in
Fig. 3(b). Transistors (all 30 m/5 m) form the two
input transconductors biased by current sources and .
A second ampliﬁcation stage is formed by transistors andCONSTANTINOU et al.: HIGH-POWER CMOS CURRENT DRIVER WITH ACCURATE TRANSCONDUCTANCE 579
Fig. 4. Small-signal model for calculation of the loop gain.
. NMOS current mirror pair and performs the
differential to single ended operation required for the subtrac-
tion of the four inputs. The output node is fed back to the gate of
transistor for unity gain and a reference voltage set at 0 V is
a p p l i e dt ot h eg a t eo f . A 1 pF compensation capacitor
is added for improved phase margin.
The voltage buffer’s small-signal voltage gain is given by
(4)
where and are respectively the small-signal transcon-
ductance and output conductance of transistor .T h e
circuit achieves a gain of 0.9958 V/V at dc and is reduced to
0.9946 V/V at 1 MHz.
IV. FREQUENCY COMPENSATION
In order to ensure stability in the negative feedback loop the
loopphaseresponsemustnotexceedthe180 point.Theclosed-
loop transfer function of a negative feedback system is given by
(5)
where the term is the feedback loop gain. When the
phase of the feedback loop becomes at the unity gain
frequency of the system, then , and the denomi-
nator in (5) becomes zero causing the closed loop transfer func-
tion to become inﬁnity. Thus, the system becomes unstable and
the output oscillates with increasing amplitude. In order to ex-
amine the feedback loop response of our system, a simpliﬁed
small-signal equivalent circuit of a single current driver was
constructed and simulated to verify its performance relative to
the transistor-level design. The simpliﬁed small-signal equiv-
alent circuit is shown in Fig. 4 with the feedback loop open.1
1Thefeedbackloopwasbrokenandthenegativeinputofthepreampliﬁerwas
set to a dc level that matches the output dc level of the voltage buffer which was
almost 0 V.
Only capacitances associated with dominant poles are shown as
the rest take place at much higher frequencies and do not affect
the frequency performance of the system. In the preampliﬁer
[Fig. 2(a)] the dominant poles occur at nodes 1 and 1 ,i nt h e
transconductance stage [Fig. 2(b)] at nodes 2 and 3 ,
and in the voltage buffer [Fig. 3(b)] at node 5, the latter forming
pole . Nodes 1 and 1 carry signals with the same amplitude
but opposite phase. Therefore, nodes 1 and 1 form one single
pole . The same applies to node pairs and
in the transconductance stage, forming poles and , respec-
tively. In the small-signal model and represent the resis-
tance and capacitance at node , respectively. The terms
and denotethesmall-signaltransconductanceofthepream-
pliﬁer and the transconductance stage, respectively. The terms
and denote the small-signal transconductance of the
voltage buffer’s input stage and output stage, respectively. The
values of the small-signal parameters were obtained using the
extractedvaluesfromthetransistorlevelcircuitinCadence.The
resistors and w e r es e tt o1k and 500 , respectively.
The system’s loop gain transfer function is given by
(6)
The position of the four poles ,a n d of the uncom-
pensated loop gain were evaluated at kHz,
MHz, MHz, and MHz, and
the unity gain frequency point at approximately 53 MHz. Pole
could be neglected as it takes place at a very high frequency,
yielding a three-pole system. Poles and take place at re-
ally close frequency points. This results in an excess of 180
phase shift as and take place before the unity gain fre-
quency point thus causing system instability. Placing a capac-
itor between the preampliﬁer and the transconductance
stage provides dominant pole compensation. A 60 pF on-chip
compensation capacitor, added at the output terminals of the
preampliﬁer, created a dominant pole at approximately 7 kHz,
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TABLE I
CHIP PERFORMANCE PARAMETERS AND COMPARISON WITH PREVIOUS WORK
Fig. 5. Chip microphotograph with main circuit blocks numbered.
(1) Compensation capacitor. (2) OTA. (3) Preampliﬁer. (4) Voltage buffer.
(5) Sense resistors. (6) Second current driver. (7) Preampliﬁer test structure.
(8) Voltage buffer test structures. (9) Transconductance stage test structure.
V. MEASURED RESULTS
The current driver was designed and fabricated in a 0.6- m
CMOS HV process technology [31]. The design and layout
were performed with Cadence software. Each of the two
on-chip sense resistors were chosen to be 500 , yielding a
nominal total transconductance of 4 mA/V. The fabricated chip
microphotograph is shown in Fig. 5 with the main components
numbered. The size of the core area is 0.64 mm . The total chip
area including pads and test structures is 6.18 mm .T h et e s t s
performed aimed to study the circuit’s transconductance over
the required input voltage range as well as the accuracy of the
output current over frequency. Other parameters such as output
impedance and total harmonic distortion (THD) were evaluated
and are reported in Table I. All of the eleven chips operated
satisfactorily. The chip was mounted on a purpose-built printed
circuit board providing the necessary bias currents as well as
input/output signals to the circuit. The circuit was operated
from a V power supply.
Fig. 6. Transconductance of current driver versus input voltage at 100 kHz for
eleven chips for a load of 1 k //4.3 pF.
The input voltage signals to the current driver chip were con-
trolled via a TTi TGA12101 signal generator, able to operate
up to 40 MHz. Fig. 6 shows the measured transconductance
as a function of the input voltage at a frequency of 100 kHz.
The signal generator was used to generate input voltage signals
of amplitude up to 1 V. An on-board AD8253 IA with vari-
able gain settings from Analog Devices, able to operate up to
10 MHz with unity gain setting, was used to measure the differ-
ential voltage developed across the load impedance. The output
voltage was monitored using an Agilent Inﬁnii Vision oscillo-
scope. The transconductance was then evaluated with a load of
1k //4.3 pF at a frequency of 100 kHz. The maximum input
voltage corresponding to the maximum output current ampli-
tude of 2.5 mA is V. The measured results conﬁrm an
average transconductance value of 4.07 mA/V with a standard
deviation of 0.012 mA/V and a maximum spread of 1% for all
eleven chips, within the maximum input voltage range. The av-
erage value of the transconductance deviates by a maximum of
1.7% of the nominal value (4 mA/V) which can be attributed to
fabrication errors of the value of the sense resistors.
Fig. 7 shows the measured output current at amplitudes of
0.5 mA, 1 mA and 2.5 mA for the eleven chips over the fre-
quency range of 10 kHz to 5 MHz with a load of 1 k //4.3 pF.
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Fig. 7. Output current amplitude versus frequency for eleven chips at
amplitudes of 0.5 mA, 1 mA, and 2.5 mA.
output current is of the order of 0.15% for 0.5 mA, 0.22% for
1mAand0.41%for2.5mA.Between10kHzand1MHztheac-
curacy of the output current is of the order of 0.15% for 0.5 mA,
0.23% for 1 mA and 0.47% for 2.5 mA.
TheTHDofthecurrentdriverwasevaluatedusinganAgilent
E4411B spectrum analyzer at 500 kHz. THD results were taken
forthreedifferentinputvoltageamplitudelevels,corresponding
to 0.5 mA, 1 mA and 2.5 mA output current amplitudes, and the
power from ten harmonic frequencies was measured each time.
ThemeasuredTHDfor0.5mAwas0.52%,0.53%for1mAand
0.69% for 2.5 mA. The IA’s THD at 500 kHz had a negligible
effect on the measurements.
The output impedance performance of the current driver was
measured forfrequencies between100kHz and 1MHz as lower
frequency measurements were not possible due to equipment
limitations. Theoutputimpedancewasmeasuredbyvaryingthe
load magnitude between two values of 100 and 5.1 k and
recording the change in the measured output voltage with the
output current set to 200 A. The output impedance magnitude
was calculated by
(7)
where and are the two individual voltage readings and
and are the two load values.
The associated parasitic capacitance was 4.7 pF, measured
with a Wayne Kerr 6500B impedance analyzer, which was
incorporated in order to evaluate the magnitude of the load
impedance at every frequency point. The associated parasitic
capacitance was measured between the two chip output pads
shown in Fig. 1 where the two load values were connected
across. A toggle switch was used to switch between the two
values and its associated parasitic capacitance was also mea-
sured and incorporated into the total value. The measured
output impedance was approximately 665 k at 100 kHz re-
ducing to 372 k at 500 kHz and 64 k a t1M H z .I ts h o u l db e
noted, however, that the above method to determine the output
impedance is very sensitive to small variations in the measured
signals. The accuracy of the output impedance measurement is
%a t1 0 0k H z , % at 500 kHz and %a t1M H z .
Fig. 8. Current driver output voltage compliance.
The input/output phase delay was evaluated at a frequency
range between 10 kHz and 1 MHz. Input/output phase delay
characteristic of the chip presents an important feature espe-
cially for bioimpedance measurements as determination of
the load impedance phase is crucial. Hence, in cases where
the phase shift caused by the instrumentation is not taken into
account it can lead to erroneous load impedance estimations.
The input/output phase response was measured to be 0.37 at
10 kHz, 0.7 at 100 kHz, 8 at 500 kHz and 12 at 1 MHz. The
phase shift introduced by the IA was also characterized and
subtracted from the total recorded value.
Fig. 8 shows the output voltage compliance of the current
driver when driving a load of 5.1 k and varying the input
voltage amplitude. The allowable voltage compliance was mea-
sured to be approximately 15 V. Table I summarizes the main
performance characteristics along with a comparison with pre-
vious work. The presentedcurrentdriverprovides higheroutput
current and compliance range and lower THD compared with
other integrated designs. Its output impedance at high frequen-
cies (500 kHz) is superior to all except [21] which has added
active load compensation and is restricted to fabrication in cer-
tain technologies.
VI. CONCLUSION
A high power integrated current driver implemented in a
0.6- m standard HV CMOS technology has been presented.
The circuit features a pair of balanced current drivers in a
negative feedback conﬁguration for monitoring and regulating
the output current. The negative feedback offers the possibility
of accurately setting the transconductance of the current driver
with reference to the sense resistor independent of the circuit’s
other internal parameters. The constant transconductance fea-
ture was tested and veriﬁed with a mean value of 4.07 mA/V
and a standard deviation of 0.012 mA/V for an input voltage of
0.625 V, which translates to the maximum allowable output
current. The maximum spread between eleven chips is 1%. The
result conﬁrms not only a constant value within the required
input range but also a reasonably good matching between
different chips in a single fabrication run which is adequate for
our application. In the case of active electrode EIT imaging,
an array of electrode pairs are driven by individual chips and
a high degree of matching between them is essential. For
superior matching laser trimming or some calibration might be582 IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 8, NO. 4, AUGUST 2014
necessary. The current driver can deliver an output current of
5 mA p-p with an accuracy of 0.41% in the frequency range
between 10 kHz and 500 kHz and a maximum THD of 0.69%.
The allowable voltage compliance makes the circuit suitable
for driving a wide range of load impedances for high output
current applications. The circuit has an output impedance of the
order of 372 k at 500 kHz. The fabricated chip occupies a core
area of 0.64 mm . The chip is primarily intended for a parallel
current drive EIT system implemented as a wearable device
using active electrodes for neonatal lung function monitoring
in intensive care units. It is also suitable for other EIT and
bioimpedance applications [1] requiring wideband, accurate
current drivers.
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